PAX: A mixed hardware/software simulation platform for spiking neural networks

S. Renaud\textsuperscript{a,∗}, J. Tomas\textsuperscript{a}, N. Lewis\textsuperscript{a}, Y. Bornat\textsuperscript{a}, A. Daouzli\textsuperscript{a}, M. Rudolph\textsuperscript{b}, A. Destexhe\textsuperscript{b}, S. Saïghi\textsuperscript{a}

\textsuperscript{a} IMS, University of Bordeaux, ENSEIRB, CNRS UMR5218, 351 cours de la Libération, F-33405 Talence Cedex, France
\textsuperscript{b} UNIC, CNRS UPR2191, 1 avenue de la Terrasse, F-91198 Gif-sur-Yvette, France

\textbf{A R T I C L E  I N F O}

Article history:
Received 13 February 2008
Received in revised form 29 January 2010
Accepted 19 February 2010

Keywords:
Spiking neural networks
Integrated circuits
Hardware simulation
Conductance-based neuron models
Spike-Timing-Dependent Plasticity

\textbf{A B S T R A C T}

Many hardware-based solutions now exist for the simulation of bio-like neural networks. Less conventional than software-based systems, these types of simulators generally combine digital and analog forms of computation. In this paper we present a mixed hardware–software platform, specifically designed for the simulation of spiking neural networks, using conductance-based models of neurons and synaptic connections with dynamic adaptation rules (Spike-Timing-Dependent Plasticity). The neurons and networks are configurable, and are computed in ‘biological real time’ by which we mean that the difference between simulated time and simulation time is guaranteed lower than 50 μs. After presenting the issues and context involved in the design and use of hardware-based spiking neural networks, we describe the analog neuromimetic integrated circuits which form the core of the platform. We then explain the organization and computation principles of the modules within the platform, and present experimental results which validate the system. Designed as a tool for computational neuroscience, the platform is exploited in collaborative research projects together with neurobiology and computer science partners.

© 2010 Elsevier Ltd. All rights reserved.

1. Introduction

Computational neuroscience commonly relies on software-based processing tools. However, there are also various hardware-based solutions which can be used to emulate neural networks. Some of these are dedicated to the simulation of Spiking Neural Networks (SNN), and take into account the timing of input signals by precisely computing the neurons’ asynchronous spikes. Neuron models can precisely describe the biophysics of spikes (action potentials) by computing the currents flowing through cell membrane and synaptic nodes. It is possible to reduce the size of these models to facilitate their computation. Other popular models are based on a phenomenological description of the neurons. They are well adapted to the study of complex network dynamics in neural coding or memory processing. While software tools can be configured for different types of models (Brette et al., 2007; Hines & Carneval, 1997) hardware-based SNN are dedicated to a given type of model. They may even be completely specialized, i.e. compute only one specific SNN model. In such a case, the hardware is designed for a specific application, as for example in the case of bio-medical artefacts (Akay, 2007).

Our group has been designing and exploiting neuromimetic silicon neurons for ten years (Renaud, Laflaquière, Bal & Le Masson, 1999, LeMasson, Renaud, Debay, & Bal, 2002, Renaud, Le Masson, Alvado, Saïghi, & Tomas, 2004, Renaud, Tomas, Bornat, Daouzli, & Saïghi, 2007). We have developed specific integrated circuits (IC) from biophysical models following the Hodgkin–Huxley (HH) formalism, in order to address two fields of research: (i) build a hardware simulation system for computational neuroscience to investigate plasticity and learning phenomena in spiking neural networks; (ii) develop the hybrid technique, which connects silicon and biological neurons in real time. The system presented in this paper belongs to the first category, although it may be quite simply adapted for hybrid configurations. This platform was specifically designed for the simulation in biological real time of SNN using conductance-based models of neurons and synaptic connections: it enables the construction of bio-realistic networks, and offers the possibility of dynamically tuning the model parameters. The models are derived from the Hodgkin–Huxley formalism (Hodgkin & Huxley, 1952), and rely strongly on the physiological characteristics of neurons. The platform can run simulations of small networks of point neurons modeled with up to 5 conductances, using different cortical neuron model cards. Kinetic synapse models have been implemented to simulate the network connections. Each of the latter can be characterized by its own adaptation function, following a programmable rule for Spike-Timing-Dependent Plasticity (STDP). The SNN is computed in biological real time (the system ensures that the difference between simulation times and simulated time is less than 50 μs).
In Section 2, we describe the various models classically implemented on hardware simulators, and review various simulation platforms. We discuss the relationship between the SNN formats and the architecture of the platforms, and discuss our technical solution. In Section 3 we provide a detailed description of the architecture of the simulation platform (PAX), and present its specifications and key features. In Section 4 we present experimental results obtained using PAX: benchmark simulations to validate the implemented hardware, and open experiments to study biologically relevant SNN. Finally, we provide our conclusions and present the future versions of the PAX platform: technical evolutions of the various elements, and experiments to be implemented in a collaborative project between physicists and biologists.

2. Hardware-based SNN platforms

There are various ways in which SNN models can be computed, ranging from software to hardware implementations. Dedicated software tools are well known (Brette et al., 2007) and widely distributed. Although offering numerous models and parameters, they often have the draw-ck oflncm0 g 0 G1 0 0 .inumero0 g50(hibiprojen)-559lomer 0 1 32.706 521.418 cm[(they)0 g 0
processed as events, and the synaptic weight $W_{ji}$ (connection from neuron $j$ to neuron $i$) varies over time, according to learning rules. Among learning rules, Spike-Timing-Dependent Plasticity (STDP) algorithms (Gerstner & Kistler, 2002) are often used in hardware-based SNN. Fig. 3 illustrates the principle of standard STDP: when a post-synaptic spike arises after a pre-synaptic spike ($\delta t > 0$), the connection is reinforced ($\Delta W_{ij} > 0$), whereas in the opposite case it is weakened. STDP requires dynamic control of the synaptic connectivity (Badoual et al., 2006), and may lead to significant computational costs if applicable to all synapses. For large scale networks, the connectivity between neurons becomes a critical issue and all-to-all adaptive connectivity becomes the to-be-achieved computational goal.

### 2.2. A review of hardware-based SNN

This section illustrates the diversity of SNN platforms. It will be seen that different applicative fields can lead to different implementations, and that the computational share between analog hardware, digital hardware and software can be varied. We compare the different SNN platforms in terms of model accuracy, network size and processing speed.

In the last 15 years, few hardware-based SNN systems were developed: in Fig. 4 we list the most representative or most recently developed of these (Binczak, Jacquir, Bilbault, Kazantsev, & Nekorkin, 2006; Glackin, McGinnity, Meier, & Douglas, 2004; LeMasson & Jung, 2004; Sorensen et al., 2005; Sorensen et al., 2007). Some platforms can be used for hybrid networks experiments (Jung et al., 2001; LeMasson et al., 2002; Sorensen et al., 2005; Sorensen et al., 2007). For such applications, LIF neuron models are generally implemented, using simple analog cells to simulate a point neuron.
However, when the system reaches the network level or integrates plasticity rules, digital hardware is preferred for connectivity computation and/or control. Event-based protocols are used to interface the neurons’ activity (spike events) to the connectivity calculation element. An increasing number of neuromorphic systems present such mixed Analog/Digital (A/D) architectures, as shown in Fig. 4. In the end, the architecture of a given SNN platform is the result of a compromise between computational cost and model complexity, the latter of which also constrains the achievable network size. Fig. 5 illustrates this compromise and shows the current limits of such systems. To position the PAX system among hardware-based neural simulators, we can summarize its main features: conductance-based neurons models, small networks with all-to-all connectivity, flexible implementation of STDP on all synapses, real-time simulations.

3. The PAX simulation system

Our research group has been developing neuromorphic ASICs for more than 10 years. These ASICs have been used to form the core of various simulation platforms, designed in collaboration with neurophysiologists to emulate neural networks in biologically relevant configurations (Bornat et al., 2005; LeMasson et al., 2002; Renaud, Laflaquière, Bal, & Le Masson, 1999; Renaud et al., 2007). We describe here the PAX platform (for Plasticity Algorithm Computation System), which brings up additional features such as configurable networks and STDP. PAX is dedicated to the simulation of cortical neural networks, with a focus on the dynamics at the single neuron level. It was developed in the context of a collaborative project (EU project FACETS, FP6-IST-PETPI-2004-15879) whose aim is to lay the theoretical and experimental foundations for the realization of novel computing hardware, and which exploits the concepts experimentally observed in the brain. Preliminary experiments using the system under development were described in Zou et al. (2006).

Within the FACETS project, two hardware platforms have been developed to emulate SNN. This paper is related to the first one, called PAX. It is dedicated to the study of small cortical neural networks, with emphasis on the dependence of its dynamics on synaptic plasticity rules, mainly STDP. The second FACETS platform is developed in the University of Heidelberg (Schemmel et al., 2007) and integrates, at wafer scale, large networks of LIF-modeled neurons in accelerated time. Using optimal STDP rules validated by the PAX platform, this system should be able to emulate substantial fractions of the brain.

3.1. General architecture

In the PAX system, an active neuron presents action potentials – called “spikes” – at low frequencies (from 0.1 to 300 Hz). Spikes can be spontaneous, or be induced by synaptic stimulations from other neurons. The exact timing of spikes is a key piece of information on the neural network’s activity and the evolution of its connectivity. The synaptic interactions can be subject to short-term and long-term variations, and may process cognitive mechanisms that rely on plasticity and learning. The PAX system computes the neurons’ activity (V_{mem}) in real time using analog hardware. Synaptic interactions, which control the transmission of information between neurons, are processed digitally.

The PAX simulation system is organized into 3 layers (Fig. 6). The analog hardware layer runs continuous computations of the neurons’ activity on analog ASICs, and the configuration of the latter is controlled by the digital hardware layer. This hardware is also in charge of collecting spike event information from the analog neurons, and controls the synaptic connectivity, which feeds back to the analog hardware. In order to optimize computational speed, the processing mode is event-based, with a 1 μs timing resolution. Predefined stimulation patterns (such as the simulation of background cortical activity (Destexhe, Rudolph, Fellous, & Sejnowski, 2001)) can also be applied to individual neurons. The next layer includes the software driver and interface, which are in charge of controlling the bi-directional data transfer to the software via a PCI bus. Finally, a PC running a real-time operating system hosts software functions used to compute the plasticity and to update the synaptic weights of the neural network. The software layer also includes user interface functions to control the off-line and on-line simulation configurations. Hardware requests to the software layer are event-based. It significantly increases the available computational power and thus allows the implementation of power consuming plasticity algorithms.

3.2. The analog hardware layer

Computational models of spiking neurons are based on experimental data related to the electrophysiological behavior of neurons in different cortical areas (Connors & Gutnick, 1990; Gupta, Wang, & Markram, 2000; McCormick & Bal, 1997). Our goal is to represent the “prototypical” types of neurons and synaptic interactions present in neocortex. To this aim, we therefore need to capture the main intrinsic firing and response properties of excitatory and inhibitory cortical neurons. We have used conductance-based spiking neuron models to reproduce the two main neuronal types in neocortex, according to the classification of Connors and Gutnick (1990). Simple Hodgkin and Huxley (1952) type models describe precisely the firing characteristics of the cells. All neurons contain a leak conductance and voltage-dependent Na and K conductances, which are essential for the generation of action potentials. This model reproduces...
the “fast spiking” (FS) phenotype (Fig. 7), which represents the major class of inhibitory neurons in different cortical areas, as well as in many other parts of the central nervous system. The model for excitatory neurons includes an additional slow voltage-dependent potassium current ($I_{Kd}$) responsible for spike-frequency adaptation. It corresponds to the “regular spiking” (RS) phenotype (Fig. 8), which represents the major class of excitatory neurons in the cerebral cortex. In the first generation of ASIC used in the PAX systems, i.e. the “Trieste” circuit, a one-bit input ($E/T$) configures the hardware neuron to be excitatory when $E = 1$, or to be inhibitory when $E = 0$. When configured to emulate RS neurons ($E = 1$), the circuit computes one among four possible values for the potassium conductance ($g_{k}$) using 2 dedicated digital inputs. This value can be changed on-line during the simulation while the other parameters of the RS and FS models are fixed. To ease simulations and eventually compensate the ASIC offset currents, a voltage-controlled current source is implemented in each “neural element”, to be used a stimulation current source $I_{STM}$.

The equations used in the models were adapted to match the constraints of hardware implementation. The time constants of the activation and inactivation variables are voltage-dependent in the Hodgkin–Huxley original model. At ASIC level, we simplified the equations by setting the time constants for activation of the sodium and potassium currents to a constant value. For the inactivation of the sodium current and the activation of the modulation current ($I_{M}$), we implemented two-level time constants. These simplifications have only minor consequences on the model’s behavior (Zou et al., 2006), as they essentially change the shape of the spikes. The equations and parameters computed for the model conductances are given in Appendix A.

To increase dynamic range and noise immunity, we apply $\times 10$ gain factor (electronic signals $= 10 \times$ biological signals) for both
signals represent spike 'events', which are computed by the upper layers of the system. The digital hardware layer is also in charge of generating the synaptic weight-triggering signal (Fig. 11). Using the multi-synapse scheme, the neural network can handle all-to-all connections, whatever the number of neurons in the network.

Both digital and analog layers are physically assembled onto a full-custom printed circuit board (Figs. 12 and 13). Eight configurable “Trieste” ASICs, associated with discrete components, make up the analog layer. The digital layer is comprised mainly of FPGAs (SPARTAN2E400™ from Xilinx Inc. clocked at 64 MHz) and a PCI9056™ component supplied by PLX Technology, which constitutes the PCI Bridge. This board can be plugged into any PC-compatible computer with a PCI slot.

The simulation of a neural network is based on three major tasks:

(1) Ensuring network connectivity: this should be performed each time an ASIC generates an action potential. Such events are time-stamped, i.e. the timing of the event is evaluated by the FPGA. Two processing flows are generated inside this FPGA. The first of these sends available synaptic stimulations to the ASICs multi-synapse inputs, according to a predefined connectivity matrix stored on the digital layer. This matrix contains the weights of all possible connections in the simulated network (a non-existing connection is coded as a connection with a null weight). Once created, the synaptic stimulations are sent to the post-synaptic neuron. The second processing flow time stamps the events and stores the data (neuron number and timing of the spike) into a FIFO. Due to the structure of the digital layer, the time required for a single connectivity operation is in all cases less than 1 µs.

(2) Computing the plasticity: the software computes the STDP algorithms to determine the evolution of synaptic weights for each plastic connection, and to update the weights in the connectivity matrix accordingly (see plasticity loop in Fig. 14). Weights are stored as 8-bit integers and sent to the analog layer. The 8-bits values code the length of the stimulus sent to the synapse. The relationship between this integer and the stimulation length is configurable and can be updated during simulation.

(3) Sending external patterns of synaptic stimulation, which correspond to brain background activity and stimuli: the stimulation pattern is stored in the computer’s memory; sub-patterns are buffered on the board memory, with on-the-fly updates carried out by the software during the simulation. Although this approach is complex to handle and has a certain computational cost, the computer’s high storage capacity can be used for very long stimulation patterns for which the board’s local memory would be insufficient. It is also more convenient to use the dynamic memory allocation available on the computer, because the allocated space can be adapted to the complexity of the stimulation pattern.

In the PAX system, the analog ASICs communicate with a dedicated digital environment hosted by a PC-compatible computer, using a PCI exchange bus. The components and configuration of the computer were chosen to reduce overall system latency and PCI bus usage (high speed transfers, USB and other unused controllers disabled at the BIOS level).

3.4. The software layer

The host computer runs on a real-time patched GNU/Linux© operating system based on the Ubuntu© distribution. With an open source system, we can choose precisely which elements of the system need to be activated for our application, and which ones can be disabled. Many unused features have been effectively disabled in order to minimize the PC processor tasks. The X graphical server is disabled, but monitoring is still possible in console mode or through a remote graphical connection using the LAN (Local Area Network) interface.

All simulations are preceded by a configuration phase involving the definition and transmission of a set of parameters (neural network topology), and the preparation of external stimulation patterns (if needed). During the effective neural network simulation, the software runs as a server daemon, i.e. it enters into a supposedly infinite loop. Due to the limited number of neurons (maximum 8) available for the current version of PAX, we have defined an event-based process with a maximum latency of 10 µs. Despite this latency, the software performs synaptic simulations in real-time. In the PAX system, the analog ASICs communicate with a dedicated digital environment hosted by a PC-compatible computer, using a PCI exchange bus. The components and configuration of the computer were chosen to reduce overall system latency and PCI bus usage (high speed transfers, USB and other unused controllers disabled at the BIOS level).

(1) Read the stimulation data from the FIFO on the board.

(2) Compute the plasticity algorithms and the resulting changes in synaptic weights according to the STDP algorithms (see Appendix C).

(3) Update the connectivity matrices stored both in the PC memory and in the hardware system.

A library of interface functions, optimized for fast and easy use of the platform, has been written. As an example, sleeping states are handled by the reading function. With this approach, the user can ask for reading data without needing to know whether any are available. When an event is available, it is transmitted. If the data buffer is empty, the reading function enters a sleep state; it quits that state when it receives a hardware interrupt, at the arrival of a new event. We also took particular care to avoid time-demanding instructions within the source code.
The library contains functions, which handle the definition and use of stimulation patterns. Looping features are available, to use patterns which correspond to periods shorter than that of the complete simulation. The user can fix different pattern lengths for each neuron, and thereby avoid parasitic correlation effects: although the pattern on a single synapse can be repetitive, the global network stimulation pattern is non-periodic.

The software layer optimizes the flexibility and computation power of the system. It computes exact equations of different plasticity models, which is necessary to exploit best the accuracy of the Hodgkin and Huxley model used for the neurons. The exploration of neural networks dynamics at different timescales (from single event to learning sequence) is a specificity of this hardware simulation system.

3.5. Evolution of the PAX platform

With the PAX platform reported here, we were able to demonstrate the feasibility of a conductance-based simulation system mixing analog and digital hardware, together with computations run on software. By running various experiments on PAX, we were able to identify the limitations that should be overcome on future platforms. The neuron models are computed in continuous time on the analog hardware layer, whereas connectivity is computed on the digital layer and plasticity is computed by the software layer, with a maximum latency of 10 μs on each event. When plasticity is implemented on a desktop computer, the bottleneck to the increase of the networks size is computational power. Depending on the complexity of the plasticity algorithm and the nature of the network, only networks with a small number of neurons (N) can be simulated (between 10 and 30). To increase N, the STDP calculations can be transferred to the digital hardware layer so that the system becomes completely event-based: the stimulations and synaptic weight updates are all performed by an FPGA and the software layer is used only to provide a user interface dedicated to the network configuration and the display/storage of neural state information. In such a configuration, the digital hardware layer has to perform the following tasks (Fig. 15):

- Receive the neurons’ configuration parameters from the user via the software layer, and send them to the corresponding ASICS;
- Map the topology of the neural network (connectivity and plasticity);
- Send the neural state information (time-stamped spike events, synaptic weights evolution) back to the user;
- Receive spike events; send the synaptic input signal to post-synaptic neurons;
- Compute the STDP algorithms in real time and update the synaptic weights.

We have tested different architectures capable of performing such tasks on a Spartan™ (XC3S1500FG456). The limiting factor is the number of multipliers available on the FPGA: one multiplier is needed for each single \( W_{ij} \) calculation, and these must be pipelined to perform the necessary multiplications of the STDP (4 for the STDP in Appendix C). In a fully parallel architecture, if all of the 132 available multipliers (32 original ones and 100 implemented in LUT) are used, the network will be limited to the simulation of 132 single plastic connections, as opposed to a total of \( N^2 \) possibilities. In a fully sequential architecture with a sampling period of 1.5 μs and a maximum latency time of 150 μs, the FPGA would thus be able to compute 625 connections, i.e. 25 all-to-all connected neurons with a spike occurring every sampling period. This worst case is of course not biologically realistic, but points out the limitations of such architecture.

The authors are now in the process of designing the next version of PAX, which will be based on the above solution, i.e. entirely hardware-based on-line computation. The technical choices (FPGA size, number of ASICS controlled by a FPGA) are currently being optimized, to enable conductance-based networks of 100–200 neurons to be simulated in real time with the same accuracy, with an average connectivity and spiking frequency. On this new system, computation limits are solved by hardware, and the bottleneck to increase the network size becomes real-time low-latency communication.
4. Experimental results

One application of the PAX system is to study the influence of specific parameters (type of neurons, STDP algorithms) on the plasticity efficiency of a cortical neural network. To obtain results with good biological relevance, the system first needs to be benchmarked by studying different configurations that validate all of the system's features. In this section, we present experimental results obtained with the PAX system. These results successively validate the implementation of conductance-based neurons on ASICs, connectivity simulations on the FPGA, and the computation of background activity together with plasticity.

4.1. Single neuron simulation

In this experiment, two ASICs were configured (by appropriate setting of the model parameters in the internal RAM) to simulate the different models described in 3.1.1: the 3-conductance FS model, and the 4-conductance RS model in its 4 configurations (4 different values for \( g_{MOD} \), as described in Appendix A). We measured each neuron spiking frequency as a function of the stimulation current, and plotted the \( f(I) \) curves shown in Fig. 16(B). These measurements were compared with simulations of the same models using Neuron software (Fig. 16(A)).

Although the plots shown in Fig. 16 demonstrate that stable spiking frequencies are achieved, this is not sufficient to describe the adaptation phenomenon, which exists in RS neurons, as it is a temporal phenomenon. When a stimulation current is applied to a neuron, it begins to oscillate at a high instantaneous frequency, which then decreases until it reaches a stabilized frequency. The adaptation process results from the slow \( I_{MOD} \) current, which emulates the dynamics of the calcium and calcium-dependent potassium channels. In order to observe the dynamics of adaptation processes we plotted, for an RS neuron with \( \tau_{MOD,3} = 136.8 \mu \text{s/cm}^2 \), the instantaneous spiking frequency for 10 simulation trials (Fig. 17). The resulting adaptation is dependent on \( g_{MOD} \) and \( \tau_{MOD} \) (see equations in Appendix A). This figure illustrates one of the consequences of analog processing: due to electronic noise at transistor level, the simulations are not strictly reproducible (which is not the case with digital computation). This phenomenon is taken advantage of in our experiments: it is helpful when observing the effects of cortical noise and neuronal diversity in a neural network.

4.2. Simulation of an adaptive network of neurons

In this section we present the simulation of an adaptive network implemented on the PAX system. We chose to model adaptation effects by using the STDP model described in Appendix C, which includes LTP, LTD, soft bounds and eligibility criteria. The network we present comprises 6 RS neurons, each of which is connected to all of the others by an excitatory and adaptive synaptic connection. The neurons' model parameters and stimulation currents were tuned to set them to a potential just under the spiking threshold. When stimulated, their spiking frequencies are slightly different. Neurons 1 and 3 are the fastest, followed by neurons 4 and 6, then neurons 2 and 5. In its initial state (Fig. 18), 5 synaptic weights were tuned to weak, but non-zero values. The network therefore forms a simple transmission chain. At the beginning of the simulation, neuron 1 was stimulated to fire at a low frequency (about 10 Hz), and this activity then propagates along the chain. Note that due to analog computational noise, the propagation time \( t_1 \) of the whole chain can vary between 10 ms and 40 ms in successive experiments. Sooner or later, one neuron fails to fire and propagation ceases.

Starting from the initial state described in Fig. 18, the simulation system computes network activity and connectivity in real time. It converges to a final pattern, which happens to be constrained by the neurons' intrinsic firing rate. Fig. 19 shows the resulting final network connectivity and activity. This final state is obtained after a delay ranging between 10 and 40 s. The activity of the neurons is globally synchronized within the network, since they all fire within a time window of less than 4 ms. However, differences still exist between the neurons: if it is considered that a spike on neuron 1 triggers the network activity, neuron 6 will fire simultaneously with neuron 4, but before neurons 2 and 5. In terms of network architecture, if neuron 1 is considered to represent the input layer and neuron 6 the output layer, neurons 2, 4 and 5 become useless. Neuron 3, due to its fast spiking property, improves the transmission delay between the input and the output. The STDP has
Fig. 1B. Beginning of the simulation. (A) Network connectivity: all cells are RS
(m = 100 ms), and different values of the correlation rate $\alpha$. Fig. 20 shows the evolution of the synaptic weights to their steady state: a rather large distribution (Fig. 20(A)) is obtained for small $\alpha$ values; a limited range distribution (Fig. 20(B)) for intermediate $\alpha$ values; a quasi-bipolar distribution (Fig. 20(C)) for $\alpha = 1$. In the latter case, the synaptic weights achieve only the maximum or the minimum value. The network “discriminates” the input noise correlation.

By producing many sets of initial conditions (initial weights and correlation rates), and by repeating each experiment 10 times, we carried out more than one hundred simulations of 360 s each. For such a case, the PAX system, with its unconditionally real-time processing capability, offers a very clear advantage when compared to software solutions.

5. Conclusion

In this paper we have presented a platform for the simulation of small conductance-based neural networks with adaptation. The rationale for such a development is to provide a tool for computational neuroscience, which can guarantee real-time processing. The PAX platform relies on analog hardware to compute neuronal activity, and digital hardware or software to compute the network’s dynamic connectivity. Mixed analog–digital systems are an emerging solution for the emulation of spiking neural networks, as shown in Section 2, in which various models and implementation techniques for hardware-based platforms have been reviewed. As in many other fields of microelectronics (RF embedded systems for example), a mixed implementation offers the advantages of both solutions: analog circuits have a higher integration density, and digital platforms have better programmability. The PAX system will evolve whilst maintaining its already mixed architecture (see Section 3). A newly designed analog ASIC will replace the “Trieste” ASIC currently used in the system. Based on the same library of functions as that used in the previous device, it computes ionic conductances with entirely programmable model parameters. The parameters are stored on-chip in DRAM memory cells, and can be modified by the user at any time. As explained in Section 3.5, STDP functions will be computed using FPGA hardware in the majority of cases. Non-standard STDP functions, or some STDP algorithms in highly connected networks, will be computed by the software. In any case, the computation will be distributed in order to optimize data processing and ensure that real-time performance is maintained. Finally, the system will have the capacity to address biological diversity, in terms of neuron types as well as plasticity rules.

Real-time performance is an important feature for two main reasons: (1) it guaranties the computational speed, compared to traditional software processing tools (although massive parallel computing facilities do provide high performance, this is achieved at tremendous cost — which strictly limits the extent to which they can be used); (2) it provides a simplified interactivity with the natural environment, such as sensory inputs. The PAX platform is designed to be an efficient and convenient tool for the exploration of biologically realistic networks. As shown in Section 4, simulations, which explore the behavior of a neural network in multi-parameter space, are time-costly. The PAX system helps us to study the relatively complex paradigms involving plasticity mechanisms.

Appendix A. Equations of the models, and biological values of the parameters used in the conductance-based models implemented on the ASICs

Membrane voltage (electrical circuit in Fig. 1):

$$C \frac{dV_{MEM}}{dt} = -I_{Na} - I_{K} - I_{Leak} - I_{MOD} + I_{STIM}$$

with $C_{MEM} = 1 \, \mu F/cm^2$ and the area of an integrated cell = 0.00012 cm$^2$.

Ionic current:

$$I_{ion} = g_{ion} \cdot x^p \cdot y^q (V_{MEM} - E_{ion})$$

with

$$\begin{cases} \tau_x \cdot \frac{dx}{dt} = x_{\infty} - x \\ x_{\infty} = \frac{1}{1 + \exp \left( \frac{V_{MEM} - V_{OFFSET} x}{V_{SLOPE} x} \right)} \end{cases}$$

Fig. 20. Simulations of a 6 RS neurons network with all-to-all excitatory synapses with STDP. The mean frequency of input synaptic noise is 10 Hz, initial weights are null. Upper plots: instantaneous frequency of the 6 neurons versus time. Lower plots: synaptic weights of the 36 synapses versus time. (A) Uncorrelated input synaptic noise, $\alpha = 0$. (B) Correlation of input synaptic noise, $\alpha = 0.8$. (C) Full correlation of input synaptic noise, $\alpha = 1$ (same input pattern on each neuron).
and

\[
\begin{align*}
\tau_y \frac{dy}{dt} & = y_\infty - y \\
y_\infty & = \frac{1}{1 + \exp \left( \frac{V_{\text{MEM}} - V_{\text{OFFSET,Y}}}{V_{\text{SLOPE,Y}}} \right)}
\end{align*}
\]

Sodium current:

\[I_{\text{Na}} = \overline{g}_\text{Na} \cdot m^3 \cdot h (V_{\text{MEM}} - E_{\text{Na}})\]

with

\[\overline{g}_\text{Na} = 0.05 \text{ S/cm}^2; \quad E_{\text{Na}} = 50 \text{ mV}; \quad \tau_m = 0.03 \text{ ms}; \quad V_{\text{OFFSET,in}} = -37 \text{ mV}; \quad V_{\text{SLOPE,in}} = 7.2 \text{ mV}; \quad \tau_h = \begin{cases} 
3 \text{ ms} & \text{if } V_{\text{MEM}} > 0 \\
0.25 \text{ ms} & \text{if } V_{\text{MEM}} < 0 
\end{cases} \quad V_{\text{OFFSET,h}} = -42 \text{ mV}
\]

and \(V_{\text{SLOPE,h}} = -4.6 \text{ mV}\).

Potassium current:

\[I_K = \overline{g}_K \cdot n^4 (V_{\text{MEM}} - E_K)\]

with

\[\overline{g}_K = \begin{cases} 
0.015 \text{ S/cm}^2 & \text{if inhibitory (FS) neuron} \\
0.0005 \text{ S/cm}^2 & \text{if excitatory (RS) neuron}
\end{cases}
\]

and

\[E_K = \begin{cases} 
-100 \text{ mV} & \text{if inhibitory (FS) neuron} \\
-80 \text{ mV} & \text{if excitatory (RS) neuron}
\end{cases}
\]

Modulator current generator:

\[I_{\text{MOD}} = \begin{cases} 
0 & \text{if inhibitory (FS) neuron} \\
\overline{g}_{\text{MOD}} \cdot m (V_{\text{MEM}} - E_{\text{MOD}}) & \text{if excitatory (RS) neuron}
\end{cases}
\]

with

\[E_{\text{MOD}} = -100 \text{ mV}; \quad \tau_m = \begin{cases} 
300 \text{ ms} & \text{if } V_{\text{MEM}} > 0 \\
8 \text{ ms} & \text{if } V_{\text{MEM}} < 0 
\end{cases} \quad V_{\text{OFFSET,n}} = -35 \text{ mV}; \quad V_{\text{SLOPE,n}} = 11.4 \text{ mV},
\]

depending on the user specification

\[\overline{g}_{\text{MOD,1}} = 45.5 \mu \text{S/cm}^2; \quad \overline{g}_{\text{MOD,2}} = 90.9 \mu \text{S/cm}^2; \quad \overline{g}_{\text{MOD,3}} = 136.8 \mu \text{S/cm}^2; \quad \overline{g}_{\text{MOD,4}} = 181.8 \mu \text{S/cm}^2.
\]

Appendix B. Models for synaptic currents

We chose to model synaptic interactions using “exponential” synapses, where the synaptic conductance increases by a given “quantal conductance” when a pre-synaptic spike occurs, then relaxes exponentially to zero. The associated post-synaptic current \(I_{\text{SN}}\) is given by:

\[I_{\text{SN}} = \overline{g} \cdot r (V_{\text{MEM}} - E_{\text{SN}}), \quad \text{and} \quad \frac{dr}{dt} = \alpha [T] \cdot (1 - r) - \beta \cdot r\]

where \(\overline{g}\) is the maximum conductance, \(E_{\text{SN}}\) the reverse synaptic potential, \(V_{\text{MEM}}\) the post-synaptic membrane potential, \(r\) the fraction of receptors in open state, \(\alpha\) and \(\beta\) the voltage-independent forward and backward rate constants, and \([T]\) the transmitter concentration.

As the quantum \(\Delta q\) is proportional to the pulse width \(\Delta t\), the latter parameter is exploited to modulate \(\Delta q\). Furthermore, synaptic summation, which occurs when multiple pre-synaptic spikes occur simultaneously, will be handled naturally by the integration of successive transmitter pulses. The time constants and quantum sizes can be adjusted to fit experimental recordings of excitatory and inhibitory synaptic currents. The translation between digital signals and the conductance quantum is achieved via a pulse duration control system. As long as the signal is active at the input, the synaptic conductance increases. When the end of the “pulse” is reached, the conductance decreases exponentially. The choice of this model is partly justified by the ease with which it can be implemented onto hardware: it enables multiple synaptic inputs to be concatenated on a unique mechanism. The strength of the synapse is tunable, via the duration of the pulse signals, which are controlled by a digital interface.

We have chosen the following values, to fit realistic synaptic models:

excitatory synapse: \(\alpha = 1.1 e^6 \text{ M}^{-1} \text{ s}^{-1}\) \(\beta = 190 \text{ s}^{-1}\)

\(E_{\text{SN}} = 0 \text{ V}\)

inhibitory synapse: \(\alpha = 5 e^6 \text{ M}^{-1} \text{ s}^{-1}\) \(\beta = 180 \text{ s}^{-1}\)

\(E_{\text{SN}} = -80 \text{ mV}\).

The time constants of the synapses are calculated using \(R = 33 \text{ k}\Omega\), \(C = 68 \text{ nF}\) for the excitatory synapse and \(R = 100 \text{ k}\Omega\), \(C = 100 \text{ nF}\) for the inhibitory one.

When a spike occurs in the pre-synaptic neuron, a transmitter pulse is triggered such that \([T] = 1 \text{ ms}\), for a period of 1 ms. The synaptic conductance of excitatory synapses, from RS to FS, is \(\overline{g}_{\text{SN}} = 0.01 \text{ mS}\), and for inhibitory synapses, from FS to RS, is \(\overline{g}_{\text{SN}} = 0.005 \text{ mS}\).

Appendix C. Synaptic plasticity models

The plasticity algorithms are based on Spike-Timing-Dependent Plasticity (STDP), which is believed to be the most significant phenomenon involved in the adaptation in neural circuits. This plasticity depends on the relative timing of pre-synaptic and post-synaptic spikes. Using a single connection from \(N_i\) to \(N_j\), the simplest STDP algorithm describes 2 phenomena: a long-term potentiation (LTP), noted \(P(t)\), and a long-term depression (LTD), noted \(Q(t)\), according to:

\[
\frac{dW_{ji}}{dt} = \sum t_i (t - t_{\text{last}}) d(t - t_j)
\]

\[
- \sum t_j (t - t_{\text{last}}) d(t - t_i)
\]

where \(t_{\text{last}}(t)\) and \(t_{\text{last}}(t)\) give the last spike occurrences at time \(t\), in neurons \(N_i\) and \(N_j\).

Potentiation means that the weight \(W_{ji}\) increases when the post-synaptic neuron \(N_j\) spikes at time \(t_i\) after a spike of the pre-synaptic neuron \(N_i\) at time \(t_j\). Depression means that the weight \(W_{ji}\) decreases when the pre-synaptic neuron \(N_i\) spikes at time \(t_j\), after a spike of the post-synaptic neuron \(N_j\) at time \(t_i\). LTP and LTD are illustrated in Fig. 21.

The functions are estimated from experimental results on real neural networks. \(P(t)\) and \(Q(t)\) are exponential functions:

\[P(t) = \exp \left(-t/t_p\right)\] and \[Q(t) = \exp \left(-t/t_Q\right).
\]
Using this model, the relative change of synaptic weight is shown in Fig. 3, where \((t - t_i)\) represents the time difference between an event on the post-synaptic neuron \(N_i\) and the pre-synaptic neuron \(N_j\).

We can take two more STDTP effects into account: the memory effect (Badoual et al., 2006), and the saturation effect. The resulting expression is:

\[
\frac{dW_{ji}}{dt} = \eta_i \left( W_{LTDP} - W_{ji} \right) \sum_{t} \sigma (t-t_{last}^{(t)}) (d(t-t_{last}^{(t)})) - \left( W_{LTDP} - W_{ji} \right) \sum_{t} \sigma (t-t_{last}^{(t)}) (d(t-t_{last}^{(t)})).
\]

The term \(\epsilon\), called spike eligibility, indicates that the change of synaptic weight \(W_{ji}\) is less significant for a second occurrence of a pre-synaptic spike at time \(t_{last}^{(t)}\), than for the first occurrence at time \(t_{last}^{(t)}\). This memory effect can be modeled for \(N_i\) and \(N_j\) by:

\[
\begin{align*}
\epsilon_i &= 1 - \exp\left(-\frac{t-t_{last}^{(t)}}{\tau_{ji}}\right) \\
\epsilon_j &= 1 - \exp\left(-\frac{t-t_{last}^{(t)}}{\tau_{ji}}\right).
\end{align*}
\]

In the previous model, there was no saturation effect for \(W_{ji}\), which in biological terms is not entirely realistic. In order to address this problem, a maximum and a minimum saturation limit can be added to the STDTP algorithms. These are called “soft-bound” values, respectively \(W_{LTDP}\) and \(W_{LTLD}\). \(W_{ji}\) will be limited by \(W_{LTDP} < W_{ji} < W_{LTLD}\).

**References**


